
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
This server publishes no hosted endpoint. Run one of its packages locally.
cg-agent-kit · pypi 0.2.1 · stdio
claude mcp add --transport stdio cg-agent-kit -- uvx cg-agent-kit==0.2.1